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Abstract
The rising demand for portable system is increasing
the importance of low power as a design consideration.
In this sense, leakage power is increasing much faster
that dynamic power at smaller dimensions. Peak values
of supply current are related to noise injected into the
substrate and/or propagated through supply network,
limiting the performances of the sensitive analog and
RF portions of mixed-signal circuits. This paper analy-
ses how these three aspects, dynamic power, leakage
power and peak power, can be considered together,
optimizing the sizing and design of basic cells, with a
reduced degradation in performances. The suited sizing
of basic cells, show the benefits of the proposed tech-
nique, validated through simulation results on 130 nm
nand, nor and inverter cells. 
 1. Introduction
Power consumption and power-related issues have
become a first-order concern for most designs, because
of the rising demand for portable system [1-3]. A lot of
techniques for low power design of VLSI circuits tar-
geting both dynamic and leakage components of power
dissipation in CMOS VLSI circuits have been recently
presented [1-3]. The primary method used to date for
reducing power has been supply voltage (VDD) reduc-
tion, although this technique begins to lose its effective-
ness as voltages drop to sub-one volt range and further
reductions in the supply voltage begin to create more
problems than are solved [1-3]. For this reason, it is
important the optimization of geometries for cells at an
specific VDD. 
A well known expression [1] for the power con-
sumed in a CMOS circuit is shown in eq. (1). 
This work has been sponsored by the Spanish MEC TEC2007-65105
TICOCO and the Junta de Andalucía TIC2006-635 Projects
(1)
Eq. (1) includes dynamic, short circuit and leakage
power. In the same way, power is related to the supply
current consumption curve: the average power, defined
as the (dis)charge (dynamic) current plus the short cir-
cuit current, the leakage current. Besides this, the maxi-
mum value of supply current for a given pattern, known
as peak current, is traditionally indirectly related to
switching or didt noise [4,5]. being the cause of the lim-
itation of the performances of the sensitive analog and
RF portions of mixed-signal circuits.
This paper proposes a simulation-based optimization
procedure, allowing the achievement of geometries for
basic cells, providing reduced values of peak current and
both dynamic and leakage power consumption.
The organization of the paper is as follows: Section
2 analyzes the supply current related issues; Section 3
presents the optimization methodology; Section 4 in-
cludes demonstrative simulation results. Finally, the
main conclusions are presented.
 2. Supply current related issues
Lot of work has been done to establish precise mod-
els for the power consumption in their different compo-
nents. In most cases, not analytical but empirical model
are achieved because of the multifactorial and techno-
logical dependencies. We are interested in analysing
and exploiting their dependencies on VDD and transis-
tor sizes. A brief discussion on this is shown below.
2.1. Peak of supply current
The maximum value of supply current (Ipeak) shows
multiple dependencies on output load, input-output
coupling capacitance and input slope, bringing as a
consequence several empiric models for Ipeak [6,7].
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Considering a CMOS inverter under the assumption
that the gate has been sized such that the pull-up and
pull-down network transconductances are roughly
equal, the peak current in the load device will occur at a
gate voltage of approximately VDD/2. At this time, the
load transistor will experience a small drain-to-source
voltage which has been caused by the active transistor
which begins switching the capacitive load once the
input voltage exceeds its threshold voltage. In nanomet-
ric devices, the saturation voltage is typically much
smaller than the expected long-channel value of VGS-
VTH. When VGS=VDD/2, we expect that a drain-to-
source voltage in the range of (VGS-VTH)/2~(VDD/2-
VDD/4)/2=VDD/8 will be sufficient to saturate the load
device. This approximation allows to estimate the peak
current at VGS=VDD/2. Based on the alpha-power law
model [8] for IDS, it can be determined (2):
(2)
being IDS,Sat calculated as the following empirical for-
mulation for deep submicron devices [9], as (3):
(3)
When substituting nominal approximated value for
VGS (VDD/2), α (1.3), VDD (1.2V) and VTH (=0.265V),
yields the expression in (4) for the peak in supply cur-
rent, roughly 24% of the device's saturation current, a
linear dependence with W/L and a non-linear depend-
ence with supply voltage VDD.
(4)
It should be noticed that this value could fluctuate
greatly depending on the output load of the gate and the
input slope. For instance, a very small load at the output
of the gate would mean that the output voltage can
swing more quickly, such that the load transistor will be
even deeper in the saturation regime; leading to a larger
current. On the other hand, with a large load and a
quick input transition, the output will not have had time
to switch very significantly keeping in the linear region
of operation. However, when the load is moderate,
equations (2) and (3) yield adequate representations of
the load device current. It was noted in [8] that short-
channel devices exhibit more short-circuit current than
long-channel MOSFET's. This is due to the fact that the
device saturates at a smaller drain-to-source voltage,
allowing for a larger current to flow in the time interval
corresponding to the transition. In this analysis, the
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effects of resistive-capacitive-inductive supply distribu-
tion network have been neglected for simplicity.
2.2. Leakage Power
In many new high performance designs, the leakage
component of power consumption is higher than the
switching component (up to 70% or even higher per-
centage) [1-3]. This percentage will increase with tech-
nology scaling unless effective techniques are
introduced to bring leakage under control. 
There are four main sources of leakage current in a
MOS transistor:
1. Reverse-biased junction leakage current (IREV)
2. Gate induced drain leakage (IGIDL)
3. Gate direct-tunnelling leakage (IG)
4. Subthreshold leakage (ISUB)
For current technologies, the ISUB is the dominant
component among the four components of Ileakage [1].
A usual expression for ISUB is presented in eq. (5),
where Vt is the thermal voltage, n is an experimental
value, and η accounts for the DIBL effect, that will be
neglected for simplicity (η=0) [1].
(5)
As clearly stated from (5), leakage linearly depends
on W/L, and exponentially on (VGS-VTH) and -VDS.
2.3. Dynamic Power
Dynamic (average) power consumption in CMOS
circuits consists primarily of short circuit dissipation
and the switching power consumed while charging and
discharging load capacitances, according to eq. (1). The
dynamic power is usefully expended, since it is associ-
ated with the switching of logic states that is central to
performing logic operations. (Dis)charge power is pro-
portional to CVDD2f, where C is the capacitance, VDD is
the supply voltage, and f is the clock frequency. This
power dissipation is in direct proportion to the rate of
computation, and so can be adjusted to meet application
power requirements by adjusting the computation rate.
It can also be adjusted, to a more limited extent, by
adjusting the supply voltage. The dependence of
(dis)charge power on W/L is related to the value of par-
asitic capacitance C associated to the gate, being pro-
portional to W/L. The short circuit power strongly
depends on the time that both pull-up and pull-down are
in simultaneous saturation state (input slope), being
proportional to W/L ratio and (VGS-VTH)α, as it is
stated in eq. (3).
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 3. Optimization technique
It is clear from the previous section, that a linear
dependence of Ipeak, Iavg, and Ileakage on W/L can be
considered in a first approach. In the same way, a non
linear dependence with VDD is also clearly stated:
quadratic for dynamic power considering (dis)charge
current, but polynomial for short circuit, peak power
and leakage.
Additionally, the propagation delay associated to a
simple CMOS cell can be evaluated [8] as eq. (6),
where the linear (inverse) dependence on W/L, the lin-
ear dependence on load capacitance CL and polynomial
dependence on VDD are clearly stated. Parameter α is
1.3 for the selected technology.
(6)
The main idea is to get benefits from these depend-
encies in order to optimize the suited selection of
geometries and supply voltage for basic cells. A reduc-
tion of VDD produces, as immediate consequence, the
reduction of the different components of power, but
increasing the delay. However the increment in delay
can be compensated if the width of the transistors is
increased in the same proportion. This increment in the
width also produces a quasilinear increment in compo-
nents of power, so a trade-off between area, delay and
power components (leakage, peak and average) can be
found.
The proposal is to increment the width of the tran-
sistor applying a correction factor fw, obtained after a
parametric analysis, as the supply voltage is reduced by
a factor fvdd, maintaining the propagation delay almost
constant, keeping reduced the overhead in power
parameters.
To do this, the iterative scheme in Fig. 1 is consid-
ered. The start point of the procedure is the selection of
the cells and transistor’s dimensions, nominally mini-
mum width and length. The gate is simulated and char-
acterized for the selected technology, under the nominal
supply voltage (fvdd=1). The propagation delay, meas-
ured as the average of high to low and low to high
delays (tp=(tphl+tplh)/2), the leakage current (Ileakage),
the peak (Ipeak) and the average (Iavg) of supply current
are measured by SPECTRE simulation. Once character-
ized, the fvdd parameter is reduced, and a parametric
analysis is performed to obtain a value of fw, modifying
the width of the transistors of the gates in a factor Wfw,
in such a way that the propagation delay for this choice
of fw is approximately the same (within 0.1% of toler-
ance) than that obtained for fvdd=1. The length of the
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transistors are kept constant. The process is repeated
with different values of fvdd, until the supply voltage is
reduced down to a half of its initial value, in order to
the transistors operate out of the subthreshold region. In
our case we have considered four different values for
fvdd and obtained the corresponding fw values, saving
power and reducing peaks in supply current, as it will
be shown in next section.
 4. Simulation results
To perform the SPECTRE simulations needed to run
the procedure explained in the previous section, the
simulation set-up of Fig. 2 has been considered. The
basic cells selected for evaluating the procedure are the
basic CMOS inverter, the 2-input Nand and the 2-input
Nor gates, as shown in Fig. 2. The output inverters are
used to simulate realistic load conditions for the cell
under study. The input patterns are square 100MHz
waveforms, with 25ps of transition times. The selected
technology was UMC 130 nm, with a nominal supply
voltage of 1.2V. Dimensions are the minimum for the
technology: Wn/Ln=0.15/0.12 um (N1 and N3 in Fig.
2) and Wp/Lp=0.3/0.12 um (P1 and P2 in Fig. 2), being
Figure 1. Flow diagram of the optimization procedure.
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scaled when the transistors are serially connected: Wn/
Ln=0.3/0.12 um (N2 in Fig. 2) and Wp/Lp=0.6/0.12 um
(P3 in Fig. 2). The results for the basic gates consider-
ing only the variation in VDD and excluding the optimi-
zation procedure (fw=1) are shown in table I. Data for
TABLE I.SIMULATION RESULTS FOR THE CIRCUITS OF FIG. 2 WITHOUT
ANY OPTIMIZATION PROCEDURE
fvdd fw tp(ps)
Ipeak
(uA)
Iavg
(uA)
Ileakage
(nA)
I
N
V
1 1 57.32 90.29 0.901 6.26
5/6 1 66.11 65.58 0750 4.83
2/3 1 82.75 41.75 0.601 3.69
1/2 1 124.6 20.86 0.450 2.78
N
O
R
1 1 48.80 91.24 0.556 7.76
5/6 1 57.21 64.49 0.463 5.97
2/3 1 73.67 41.19 0.372 4.55
1/2 1 116.7 26.22 0.277 3.43
N
A
N
D
1 1 59.11 89.85 0.537 6.59
5/6 1 69.75 64.23 0.444 5.19
2/3 1 90.12 39.94 0.355 4.06
1/2 1 142.5 20.01 0.265 3.15
CL = 6 fF
Figure 2. Simulation set-up. Schematic of Inverter, Nand and Nor cell
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leakage have been obtained by averaging the values
corresponding to different patterns. The leakage values
are two orders of magnitude below the average values,
because the technology selected to carry out the exam-
ples uses high threshold transistors, of reduced leakage.
For more advanced technologies with low-threshold
transistors, the leakage values are higher, but showing
similar trends than those in the table. From the results
obtained, it is clear that, as VDD decreases, tp increases
roughly as eq. (6); Ipeak decreases almost linearly, but
quantitatively different as expected from eq. (4),
because the multifactorial dependence of Ipeak makes
that the maximum value happens when ;
Iavg decreases linearly (average power quadratically) as
expected; and Ileakage decreases exponentially. The
results are very similar for the three gates considered.
Obviously, these results are only due to variations in
VDD, because geometries remain unchanged (fw=1).
The results obtained after the application of the
optimization procedures are shown in table II. The val-
ues obtained for fw are shown in the third column, and
indicate the overhead in area because this factor is mul-
tiplied by the width of all the transistors in the cell. It is
clear from the results of the table that the value of fw
grows exponentially with VDD, in order to keep a value
of propagation delay almost constant. The behavior for
supply current parameters is now quite different,
because the simultaneous dependence on W (now is
TABLE II.SIMULATION RESULTS AFTER THE OPTIMIZATION PROCESS.
fvdd fw tp(ps)
Ipeak
(uA)
Iavg
(uA)
Ileakage
(nA)
I
N
V
1 1 57.32 90.29 0.901 6.26
5/6 1.19 57.37 76.97 0.762 4.96
2/3 1.59 57.31 67.53 0.631 4.18
1/2 2.82 57.33 61.73 0.525 4.45
N
O
R
1 1 48.80 91.24 0.556 7.76
5/6 1.25 48.68 80.89 0.492 6.44
2/3 1.78 48.81 71.26 0.447 6.03
1/2 3.67 48.83 92.78 0.467 8.44
N
A
N
D
1 1 59.11 89.85 0.537 6.59
5/6 1.25 59.26 82.23 0.470 5.92
2/3 1.85 59.11 76.58 0.420 6.07
1/2 4.3 59.08 104 0.453 9.49
vGS VDD 2⁄≠
Wfw) and VDD. This dependence includes an increment
in both leakage, peak and average current, respecting to
the equivalent values in table I, because of the incre-
ment in W/L, but such increment is very reduced if
compared with the gain in operation speed, since it
remains constant. This is the main consequence of the
optimization process. The trend for average current is
almost linear, excepting the operation at low VDD
(0.6V), where the value of average current is higher for
the Nand and Nor gates, showing this magnitude a local
minimum near 0.8V. The same happens for the peak
current, since a maximum value is located at lowest
VDD for the Nand and Nor gates. The increment in
leakage is also considerable for low VDD, showing a
maximum value for the Nand and Nor gates. For this
reason, there is an optimum region of operation condi-
tions near 0.8V for those considered magnitudes. 
A graphical description of these results are depicted
in Fig. 3 for the inverter, Fig. 4 for the 2-input Nand and
Fig.5 for the 2-input Nor.   
 5. Conclusions
This paper has presented a simulation-based optimi-
zation procedure, allowing the selection of geometries
for basic cells, providing reduced values of peak current
and both dynamic and leakage power consumption. The
procedure has been applied to three basic cells in a 130
nm technology, increasing the size of their transistors,
keeping constant the propagation delay, and saving
power (dynamic and leakage), with an additional rela-
tive reducing the peaks in supply current.
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Figure 3.Simulation results for the Inverter, before (cir-
cle) and after (square) the optimization process.
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Figure 4.Simulation results for the Nand, before (circle)
and after (square) the optimization process.
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Figure 5.Simulation results for the Nor, before (circle)
and after (square) the optimization process.
